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Introduction
The central object of interest of parallel complexity theory is the class NC (see e.g. [7] ), which can be characterized by several devices, among them being parallel random-access machines [9, lo] , boolean circuits [3] , alternating Turing machines [S] , and deterministic and nondeterministic auxiliary pushdown automata [6] . With appropriate complexity bounds these devices recognize exactly the languages in NC. If we take a closer look at the time or depth bounds, by considering functions of order O(logk n) for any fixed k instead of O(log""' n) we get several intertwining hierarchies, the union of which is NC. Located between DSPACE(log n) and P, these two classes would be separated if these hierarchies could be shown to be proper, i.e. if it could be shown that the increase of time or depth from O(logk n) to O(logkf ' n) leads to different classes for some k. Some of these hierarchies coincide, thus characterizing the relation between different models of parallel computations.
In particular, the following equivalences have been obtained: In addition, on a less general level, Dymond and Ruzzo [S] showed a similar relation between the time of a CROW-PRAM and the time of a deterministic auxiliary pushdown automaton.
As we see, this list contains neither CREW-nor EREW-PRAMS, which are not characterized by any other parallel or sequential device, albeit most PRAM algorithms are working on PRAMS of these types. Our idea is to break this isolation by pursuing the following relationship between contextfree languages and PRAM-types:
-CFL E CRCW-TIME(log n) [18] , ~ UnambCFL E CREW-TIME(log n) [20] , -DCFL G CROW-TIME(log n) [S] . It is the aim of this paper to further relate the concepts of exclusiveness and of unambiguity.
This we want to do by considering the concept of unambiguity of circuits. Here we have to distinguish the notions of unambiguity and of uniqueness. While the first one uses uniqueness of an acceptance path as a restriction of computational power, the second one increases computational power by using uniqueness of an acceptance path as a tool. That is, in the first case we forbid the existence of multiple acceptance paths while in the second case we might use this fact to reject a computation.
Thus, the concept of uniqueness applied to circuits would lead us to use something like unbounded fan-in gates for unique existence. In contrast to this, an unambiguous circuit has to restrict ways of multiple acceptance. We do this in the following way: Just as in a CREW-or EREW-PRAM we assume the machine and the algorithm to avoid any multiple access to a memory cell, and may think that in case of violation of this rule the corresponding cell might be destroyed; and assume the circuit to avoid any multiple l-input to OR-gates of unbounded fan-in (multiple O-input to AND-gates of unbounded fan-in 
Preliminaries
The reader is assumed to be familiar with the basic concepts and notations in formal language and computational complexity theories as they are contained for instance in [l l] or [25] . In addition, we often use the notion LOG (&) to denote the class of all languages reducible by logspace many-one reductions to members of the class &. If X(f(n)) denotes a complexity class with a resource bound f(n) we let X(po1) be the union of all X(p(n)) over all polynomials p(n). In the following we are going to review briefly some concepts and facts of parallel complexity theory. Detailed definitions and constructions may be found in [7, 1, 2, 161 or in the cited references.
Circuits
In this section we present some basic facts concerning boolean circuits. A circuit C is a finite acyclic graph. Nodes of indegree (outdegree) zero are called inputs (outputs). Inner nodes are labelled by boolean functions, throughout this paper by negations, disjunctions, and conjunctions. The inner nodes are often called gates and the edges wives. Given an assignment
of boolean values to all inputs, each gate evaluates to either TRUE (1) or FALSE (0) according to the interconnection structure of C. If C has just one output, we might use C to recognize binary languages defining L(C) to be the set of assignments to the inputs which let the output evaluate to TRUE. The size of C is the number of its gates (i.e. not counting the inputs).' The depth of C is the length of the longest path connecting an input with an output. A circuit family %? is a set {C, I n 3 0} of circuits, where each C, has exactly n inputs. %? has polynomial size iff for some polynomial p( .), the size of each C, is bounded by p(n). Similarly, the depth of % is bounded by logk n iff for some constant c > 0 the depth of each C, is bounded by c logk n. Furthermore, %? is of bounded fun-in iff for some positive integer m (usually 2) the indegree of each gate in each C, is bounded by m. +T is of semi-unboundedfun-in iff no C, contains a negation' and for some positive integer m in each C, the indegree of each gate labelled as a conjunction is bounded by m. If there is no bound on the indegrees we say that %? is of unboundedfan-in. When working with unambiguous circuits we distinguish between gates of bounded and of unbounded fan-in, since these will have to be treated differently. Thus, when necessary, we will denote OR-and AND-gates of unbounded fan-in as 3-and V-gates. This means that with %? there exists a positive integer m such that in each C, each OR-and each AND-gate has a fan-in bounded by m, while each 3 and each V-gate within some C, may have a fan-in as large as the size of C,.
In order to relate classes of languages defined by circuits with complexity classes, it is necessary to consider uniform circuit families by requiring that the members of a circuit family are "sufficiently similar" to each other. It has to be mentioned that throughout this paper only layered circuits are considered. That is, we assume that for every gate a in a circuit C there exists a height h(u) such that every directed path from any input to a has length h(u); in particular, each predecessor of a has height h(a)-1. (Some authors demand that in a layered circuit existential and universal gates alternate. In addition, it seems reasonable to include the height of gates in the description of a layered circuit, i.e. to let the height function in a uniform circuit family be computable by the uniformity machine.) This is no restriction for NC, SAC, or AC-circuits. But we were unable to show a corresponding "normal form" result for the case of unambiguous AC-circuits, introduced in Section 3. On the other hand, all constructions of unambiguous circuits in this paper are of a levelled structure, in which each level is a circuit of bounded depth and its outputs are given as inputs either to the next level or to the final one. A circuit of this structure can be transformed easily into a layered circuit.
Parallel random-access machines
The concept of a PRAM goes back to [9, lo] . Roughly, a PRAM is a set of random-access machines, called processors, working synchronously and communicating via a global memory. Each step takes one time unit, regardless of whether it performs a local or a global (i.e. remote) operation. All processors execute in parallel the same sequence of statements S1 , S2, . . . , SK which is independent of the input. Let each processor have local memory cells Lr, Lz, . . . , L4(,,), and let Gr, Gz, , G4(,,) be the cells of global memory, where n is the length of the input, which is given in Gr , . . . , G, ' Actually, a reasonable definition of NC' seems to require a uniformity notion more delicate than DSPACE(log n)-uniformity, yielding the probably smaller class ATIME(log n) [19] .
Binary Operation:
Constants:
Jumps:
Others:
HALT or NOOP.
Throughout this paper we consider PRAMS where both the number of processors and all occurring data and addresses are bounded polynomially in the length of the input; the latter condition is equivalent to a logarithmic bound on the word length of all global and local memory cells.
There are several versions of this device concerning the way in which the simultaneous memory access is handled. There are three versions concerning the write access. A machine with concurrent write access allows the simultaneous write access of several processors to the same memory cell in one step. There are several conventions as to how to solve this conflict, i.e. how to determine which will be the new value of the referenced cell. Fortunately, in our context all these methods are equivalent. A machine with exclusive write access forbids simultaneous writes and requires that in each step at most one processor may change the content of a global memory cell. A machine with owner write access is even more restricted by assigning to each cell of global memory a processor, called the write-owner, which is the only one to have write access to this memory cell. Correspondingly, we get three ways to manage read access to the global memory: concurrent read, exclusive read, and owner read. In this way we get nine versions of PRAMS, denoted as XR YW-PRAMS with X, YE{O, E, C}, where XR specifies the type of read access and YW that of the write access, where the access types are designated by their initials. By XRYW-TIME(f(n))
we denote the class of all languages recognizable in timef by XR YW-PRAMS with a polynomial number of processors. By definition we know that XRYW-TIME(f)cX'RY'W-TIME(f) for
and Y< Y', where we set O<E<C.
By [21, 171 we have the following relationships for k> 1:
NCk 5 OROW-TIME(logk n),
OREW-TIME(f)=EREW-TIME(f).
Remark 2.1. In the most powerful model, the CRCW-PRAM, the global memory behaves like a shared memory, since each processor can access each cell of global memory. However, in the most restricted model, the OROW-PRAM, the global memory is deteriorated to a set of one-directional channels between pairs of processors. Thus, an OROW-PRAM is something like a completely connected synchronous network. Although this model seems to be much more restricted, the relation NCk~OROW-TIME(logk ~)ECRCW-TIME(~~~~~)=AC~GNC=+'
indicates that it is a model as "parallel" as a CRCW-PRAM.
Auxiliql pushdofin automata
Another device that is interesting in this context is the auxiliary pushdown uutomaton which might be thought of as a pushdown automaton augmented with an S(n)-space-bounded working tape and a two-way access to its input. Cook [6] showed that both the deterministic and the nondeterministic versions of this automaton type recognize exactly the class u,, 1 DTIME(cS'"' ) of languages acceptable in deterministic time exponential in S(n). Throughout this paper we work with the case S(n)=rlognl. By restricting this device with an additional time bound we get classes down in the NC-hierarchy.
Let DAuxPDA-TIME(f(n)) be the class of all languages recognizable by deterministic auxiliary pushdown automata with logarithmically space-bounded working tapes which are time-bounded by O(f(n)). NAuxPDA-TIME(f(n)) denotes the corresponding nondeterministic class. By [24, 19, S] we have the following relationships for k 2 1:
DAuxPDA-TIME(po1) = CROW-TIME(log n),
NCk~DAuxPDA-TIME(c'"g"").
Furthermore, Sudborough [23] showed that DAuxPDA-TIME(po1) = LOG(DCFL) and
NAuxPDA-TIME(po1) = LOG(CFL).
Finally, we mention in passing that many classes defined by circuits, PRAMS, or AuxPDAs possess characterizations in terms of alternation. Thus, CRCW-TIME(logk n) = ACk corresponds to depth of alternation, NAuxPDA-TIME(c'"~~")= SACk corresponds to treesize-bounded alternation, and NCk corresponds to alternating time [18, 19, 21 , 241.
Unambiguity
The notion of unambiguity is well-known with respect to automata and grammars. Usually, a nondeterministic automaton M is said to be unambiguous if for every input there is at most one accepting computation in M. Of course, every deterministic automaton is unambiguous. This leads, in a natural way, to the classes Unamb-SPACE(f) and UnambAuxPDA-TIME(f). This concept is sometimes called weak unambiguity to distinguish it from the alternative notion of strong unambiguity, in which between any two configurations there is at most one computation path, which leads from the first configuration to the second one. Weak unambiguity demands this for pairs of initial and accepting configurations only. In this way we get the classes StUnambSPACE(f) and StUnambAuxPDA-TIME(f) [4] . By definition we have and
r NAuxPDA-TIME(f).
Considering the families CFL of context-free languages, DCFL of deterministic context-free languages, LIN of linear context-free languages, and DLIN7 of languages accepted by deterministic pushdown automata, which do not push a symbol after a pop-move was performed, the following equations are well-known [22, 231: NAuxPDA-TIME(po1) = LOG(CFL), DAuxPDA-TIME(pol)= LOG(DCFL),
Hence, one might be tempted to assume that UnambAuxPDA-TIME(po1) E LOG(UnambCFL),
where UnambCFL (UnambLIN) is the family of languages generated by unambiguous (linear) context-free grammars. Unfortunately, the corresponding constructions in (*) preserve determinism but not unambiguity.
If we want to transfer these concepts to boolean circuits, we have to exchange the notion of an accepting computation with that of an accepting subcircuit. In this way ' DLIN, which is easily seen to be DSPACE(log n)-complete even with respect to NC'-reductions, is to be distinguished from the deterministic linear languages introduced in 1121, which are contained in NC'.
we would consider circuits which for all inputs have at most one accepting subcircuit, which is equivalent to the fact that no member of a certain, input-dependent set of "relevant" OR-gates is ever reached by more than one predecessor carrying a 1.
A closer investigation shows that a more adequate notion is obtained by demanding this only for gates of unbounded fan-in and, in addition, by putting a dual restriction on AND-gates, too. Thus, we come to the following definition.
Definition 3.1. Let C be a circuit on n inputs built up by AND-and OR-gates of bounded fan-in and by 3-and V-gates of unbounded fan-in. C is unambiguous if for all 2" assignments of the inputs no 3-gate receives a 1 by two or more of its predecessors and no V-gate receives a 0 by two or more predecessors. A circuit family %?= {C, 1 n > 0} is called unambiguous if C, is unambiguous for each n.
This notion may be illustrated by the idea of a "vulnerable gate": We might think that all gates of unbounded fan-in in an unambiguous circuit are vulnerable, i.e. they may be destroyed if not handled properly. Thus, a vulnerable j-gate will correctly output a 0 if none of its inputs is equal to 1 and will output a 1 if exactly one of its inputs is a 1. But if there are more than one inputs carrying a 1 the gate is overloaded and, being vulnerable, will be destroyed. After that, we have no information concerning the output of this gate. Thus, in an unambiguous circuit all gates of unbounded fan-in are vulnerable and the unambiguity of the circuit implies that for no inputassignment any vulnerable gate is overloaded. Thus, we see that this notion of unambiguity corresponds to strong unambiguity. When constructing unambiguous circuits, terms like unambiguous disjunctions will be used to indicate that certain OR-gates will for no input receive more than one value 1 from their predecessors.
We mention in passing that in analogy to unambiguous context-free grammars, both the unambiguity of a circuit family and the exclusiveness (concerning read or write access) of a PRAM algorithm are undecidable.
Let us at this point stress the fundamental difference between the notions of unambiguity, i.e. demanding the uniqueness of certain computations, and of uniqueness, i.e. excluding inputs which are accepted by more than one computation. Proof. Let C be an NCk-circuit. Without loss of generality we may assume C to be layered. Since we can modify an NCk-circuit C without leaving NCk in such a way that for every gate a in C there exists a gate ti computing the complement of a, we can replace a robust OR of two gates a and b by the OR of a A b, ti A b, and a A 6, which can never get a multiple input of 1's. This results in a layered UnambSACk-circuit (which does not contain gates of unbounded fan-in!). 0
As a consequence, the UnambXACk-hierarchies intertwine with the NC-hierarchy:
NCk G UnambSACk G UnambSEACk G UnambACk c ACk sNCk+', UnambSEACkGSACkcACk.
SACk and UnambACk seem to be incomparable, since SACk coincides with NAuxPDA-TIME(c'"~~" ) [24] and UnambACk will be shown to be equal to CREW-TIME(logk n).
Results
In this section we investigate unambiguous circuits and, thereby, relate the concepts of unambiguity and of exclusiveness. Let us first consider the following relations known in the nondeterministic case:
NL G SAC' = NAuxPDA-TIME(po1).
We now show the following in the unambiguous case:
StUnambSPACE(log n)~ UnambSAC' c UnambAuxPDA(po1).
Proposition 4.1. StUnambSPACE(log n)~UnambSAC'. Thus, DSPACE(log n)-uniformity seems to be an adequate notion when working with unambiguous circuits of unbounded or semi-unbounded fan-in. Since it is possible in a similar way to build for each i UnambSAC'-circuits Ci and Ci which compute whether the ith bit off(v) is 1 or 0 for some logspace-computable function f, we get the following corollary. c UnambAuxPDA-TIME(c'"g" ")for k > 1,
Idea of proof. Given a logspace machine

Idea of proof.
We apply the corresponding algorithm for showing SACkcNAPDA-TIME(c'~~~" ). Working recursively (top-) down from the output gate to input gates of an UnambSACk-circuit we evaluate an AND-gate by two recursive calls to its predecessors. For a vulnerable j-gate we guess nondeterministically, but unambiguously, the uniquely existing predecessor carrying a 1. 0
Observe that this algorithm does not work strongly unambiguously: in case of rejection there are several paths leading to the same (rejecting) configuration! Remark 4.6. It seems to be at least difficult to extend Proposition 4.5 to the class UnambSEAC'.
The trick to evaluate gates of bounded fan-in "deterministically" by working through both predecessors does not work for OR-gates: If an OR-gate has two vulnerable j-gates as predecessors, one of them carrying a 1, then the OR-gate will get a 1, too, regardless of which (computation) path we follow for the j-gate carrying a 0. Thus, our simulating machine would no longer work (weakly) unambiguously. This explanation shows that UnambAPDA-machines can simulate languages accepted by UnambSEAC-circuits under the restriction that no OR-gate is a least common ancestor of any two vulnerable j-gates. (It could be remarked here that the technique of Proposition 3.3 to get rid of robust OR-gates is not applicable here, since we do not have negations in SAC-circuits.)
In the following we relate CREW-PRAMS and unambiguous AC-circuits.
Theorem 4.7. UnambACk E CREW-TIME(logk n)for k 3 1.
As in the usual evaluation of uniform circuits by PRAMS, we first simulate the uniformity machine and associate with each gate a a cell of global memory result(u) and with each wire a processor. In addition, we use for each gate a a global memory cell reached(a) which is initially set to 1 for all input gates, and to 0 otherwise. This can be performed by a CREW-PRAM since the uniformity machine is logspace-bounded and DSPACE(log H)ECREW-TIME(~~~ n). Then, as in [21], we run through a loop of length equal to the depth of the simulated circuit. For the simulation of a gate a of bounded fan-in the process associated with the wire leading to the first son of a sequentially asks the reached-bits of all predecessors of a. As soon as they are set, it computes result(u) and sets reached(a) to 1.
The simulation of a 3-gate a of unbounded fan-in is done in the following way: As soon as the predecessors of a are marked as reached (simultaneously, since the simulated circuit is layered!), the corresponding processors overwrite result(a) with a 1, if their predecessor carries a 1 in its result cell. Then the first son of a sets reached(u) to 1.
Since the simulated circuit is unambiguous, there can be at most one successful predecessor, which gives us a CREW-algorithm. V-gates are treated in a dual way.
Cl
This leaves open the question for showing CREW-TIME(logk n) E UnambACk in analogy to CRCW-TIME(logk n)r ACk. To do so, it might seem necessary to do the AC'-computations in [21] with vulnerable gates, which should be a hard task. But by making intensive use of the logarithmic bound of the word length, it will be possible to show the converse of Theorem 4.7. As a preparation, we begin by considering CROW-PRAMS. First of all, we get as a consequence of Corollary 4.4 the following corollary.
Corollary 4.8. CROW-TIME(log n) c UnambAC'.
Proof.
CROW-TIME(log n) E DAuxPDA-TIME(po1)
GUnambAC' (by Corollary 4.4). 0
We now strengthen this result by proving the following theorem.
Theorem 4.9. CROW-TIME(logk n) c UnambSACk for k 3 1.
Proof. The proof is based on the recognition of CROW-TIME(log n)-languages by deterministic auxiliary push-down automata in polynomial time due to Dymond and Ruzzo [S] . The simulation, following ideas of Fortune and Wyllie [9] or Goldschlager [lo] , begins with DAuxPDA-TIME(pol)-computable functions STATE, GLOBAL, and LOCAL, stating that (i) STATE( p, t) =j o processor p executes at step t program line j, (ii) GlOBAL( b o the global memory cell a contains after step t the value b, and (iii) LOCAL( p, t, a) = b o the memory cell a of processor p after step t contains the value b. Here 1 <p < P, where P is the number of processors, which is polynomial in n, 1 <t < T, where T is the running time, which is O(log n), and 1 < j < K, where K is the length of the program of each processor, which is O(1).
The values of these equations are determined recursively in the following way:
Recursion for STATE( p, t) = p:
We set STATE(p, l)= 1 and for t> 1 STATE(p,c)=j o some of which are of unbounded fan-in. In this way, it is obvious to translate these recursions into a layered and DSPACE(log n)-uniform ACk-circuit. It is to be observed that the outermost disjunctions are not only bounded (by K) but are unambiguous, too, since the statement a processor is executing at a certain time is uniquely determined. Furthermore, the unbounded disjunctions used in the formulation of binary operations are unambiguous, since for each pair (a', b') of possible values of LOCAL(p, t, a) and LOCAL( p, t, b) exactly one is "true", i.e. there is exactly one pair (a', b') fulfilling both LOCAL( p, t, a) = a' and LOCAL( p, t, b) = b'.
Thus, in order to provide an UnambSACk-circuit the only remaining task is to get rid of negations. But this can be done, since all data and addresses are polynomially bounded; an expression NOT LOCAL( p, t, i)=j is simply translated into a disjunction of all values unequal to j:
This construction is unambiguous, since the content of any cell of memory is uniquely determined at any time. 0
As a consequence, we obtain the following corollary. Extending this construction, we come to the main result of this paper (Theorem 4.11).
Theorem 4.11. CREW-TIME(logk n) G UnambACk fir k > 1.
Proof. In order to extend the simulation of Theorem 4.9 to CREW-PRAMS we have to change the recursion structure of the equations for GLOBAL(t,i). The processor p writing on a global memory cell no longer can be computed in advance by the uniformity machine, but now has to be determined by the circuit. This is done by the following recursion: For t 3 1 we have GLOBAL (t, i) The content of Gi remained unchanged in step t:
(GLOBAL(t-l,i)=j and NOT(3,Q,6p(nJ 31GpcK statement S, is of the form "CL,= Lb":
Replacing this construction for the corresponding part used in the proof of Theorem 4.9, we get a layered DSPACE(logn)-uniform ACk-circuit. Since the simulated machine is a CREW-PRAM, we know there are no two processors p and p', p # p', such that at any time t p executes a statement of the form "CL, = Lb", p' executes a statement of the form "GLa,= Lb,", and LOCAL(p, t, a) coincides with LO-CAL(p' t, a'). But this implies that the disjunctions over 1 dp < P(n) are unambiguous, too. This proves our theorem. 0 Corollary 4.12. CREW-TIME(logk n)= UnambACk for k 3 1.
Remark 4.13. Although the original method of [S] works on a DAuxPDA and helps us in simulating a CREW-PRAM by an unambiguous circuit, it does not seem possible to use it directly to show CREW-TIME(log n)GUnambAuxPDA-TIME(pol), since we use negations (or, equivalently, unambiguous V-gates) to treat the case that a global memory cell remains unchanged.
Otherwise we would have CREW-TIME(logk n) c SACk! Rytter [20] was able to recognize unambiguous context-free languages with CREW-PRAMS in logarithmic time, which gives us Corollary 4.14.
Corollary 4.14. UnambCFL s UnambACl.
Discussion
Applying the concept of unambiguity, well-known from formal language theory, to circuits provided a new characterization of CREW-PRAMS.' More precisely, we may say that the relation of a CREW-PRAM to a CRCW-PRAM is comparable to that of strong unambiguity to nondeterminism. This is why we introduced unambiguous circuits in a way corresponding to strong unambiguity. It is also possible to consider weakly unambiguous circuits, which as (strongly) unambiguous circuits are made of usual "robust" gates of bounded fan-in and of vulnerable gates of unbounded fan-in. But here we would allow vulnerable gates to be destroyed as long as this does not affect the result of the output. This means that the undefined output of a destroyed vulnerable gate would on all following paths finally be conjoined with the value FALSE or disjoined with the value TRUE. A corresponding "weak CREW-PRAM" model would allow the simultaneous write access to cells of global memory, which would be destroyed and made unreadable by that, but its final result must not be affected by this fact or by the content of the cell after its destruction.
In [14] the equation SAC' = NAuxPDA-TIME(po1) could be extended to both types of unambiguities by showing both UnambSACk = StUnambAuxPDA-TIME(po1) and Weak UnambSACk = UnambAuxPDA-TIME(po1).
In particular, this yields UnambCFL 5 UnambSAC', thereby unifying and strengthening Corollaries 4.10 and 4.14.
Finally, the relationships between the classes considered so far are depicted in Fig. 1 .
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